





## Układy sekwencyjne

Technika cyfrowa i mikroprocesorowa  
dr inż. Dominik Łuczak


1




2




3



4



5



6



---

State memory

---



---



---



---



---



---

2019-10-12      dominik.luczak@put.poznan.pl      7



7



Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

---

**Basic SR Flip-flop**

 Symbol	 Circuit
---	--

State	S	R	Q	Description
Set	1	0	0	1 Set $\bar{Q} = 1$
	1	1	0	1 no change
Reset	0	1	1	0 Reset $\bar{Q} = 0$
	1	1	1	0 no change
Invalid	0	0	1	Invalid Condition

2019-10-12      dominik.luczak@put.poznan.pl      8

8



Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

---

**S-R Flip-flop Switching Diagram**

S	1	1	0	1	0	1
R	0	1	1	1	0	1
Q	0	0	1	1	1 or 0	?
$\bar{Q}$	1	1	0	0	1 or 0	?
	Set	No Change	Reset	No Change	Invalid	Unknown States

2019-10-12      dominik.luczak@put.poznan.pl      9

9

Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

### The NOR Gate SR Flip-flop

S	R	Q	$\bar{Q}$
0	0	No change	
0	1	1	0
1	0	0	1
1	1	X	X

(Invalid)

2019-10-12 dominik.luszak@put.poznan.pl 10

10

---

---

---

---

---

---

Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

### Active HIGH Flip-flops

S	R	Q	$\bar{Q}$
0	0	No change	
0	1	0	1
1	0	1	0
1	1	X	X

(Invalid)

2019-10-12 dominik.luszak@put.poznan.pl 11

11

---

---

---

---

---

---

Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

3.3 V

R1

S1

Time 1.00V 100μs

2019-10-12 dominik.luszak@put.poznan.pl 12

12

---


---

---


---

---


---




13



14



15



16

---


---

---

---

---

---



17

---


---

---

---

---

---



18

---

---

---


---

---

---



### 4-bit Data Latch



2019-10-12


dominik.luszak@put.poznan.pl

19

19



### 8-bit Data Latch



2019-10-12


dominik.luszak@put.poznan.pl

20

20



### JK



Tab. 6 Skrócona tabela przejść przerutnika typu JK

JK	$Q^n \rightarrow Q^{n+1}$
0 -	0 → 0
1 -	0 → 1
-0	1 → 1
-1	1 → 0

21



## Przykład

---



---



---



---



---



---

2019-10-12 dominik.luczak@put.poznan.pl 22

22




Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

Tab. 2 Tabela przejść automatu

S	$\sigma = 0$	$\sigma = 1$
0	0	3
1	4	3
2	2	5
3	0	4
4	1	2
5	1	5

Sygnal taktujący



Rys. 1 Automat Moore'a

2019-10-12 dominik.luczak@put.poznan.pl 23

23



Poznan University of Technology  
Institute of Control, Robotics and Information Engineering

Tab. 7 Realizowany automat

S	$\sigma = 0$	$\sigma = 1$	$\lambda$
1	1	2	0
2	2	3	1
3	3	2	1

Tab. 8 Kodowanie stanów automatu

S	s <sub>1</sub>	s <sub>2</sub>
0	0	0
1	0	1
2	1	0
3	1	1

Tab. 9 Realizowany automat z kodowaniem stanów


S <sub>1</sub> S <sub>2</sub>	$\sigma = 0$	$\sigma = 1$	$\lambda$
00	--	-	-
01	01	10	0
10	10	11	1
11	11	10	1

Tab. 10 Zapis w pamięci stałej

Nr	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	$\lambda$
0	0	0	0	-	-	-	-
1	0	0	1	0	1	0	-
2	0	1	0	1	0	1	-
3	0	1	1	1	1	1	-
4	1	0	0	-	-	-	-
5	1	0	1	1	0	0	-
6	1	1	0	1	1	1	-
7	1	1	1	1	0	1	-


2019-10-12 dominik.luczak@put.poznan.pl 24

24




2019-10-12 dominik.luszak@put.poznan.pl 25

25




2019-10-12 dominik.luszak@put.poznan.pl 26

26



2019-10-12 dominik.luszak@put.poznan.pl 27



2019-10-12

dominik.luszak@stud.poznan.pl

28

28

```
#include <cdl.h>
#include <cdlctrl.h>

4 uInt8_t Q[ ] = {0,1,2,3,4,5,6,7};
5 uInt8_t S1[ ] = {0,0,1,0,1,0,0,1};
6 uInt8_t S2[ ] = {0,1,0,1,0,1,1,0}, y[0], s[0], m[0];
7
8 int main()
9 {
10 //Configure and run
11 for(uInt8_t i=0;i<8;i++)m[i]=0;
12 for(S1=0;S1<1;S1++)
13 for(S2=0;S2<1;S2++)
14 {
15     address = sigma22 | S1<<1 | S2;
16     S = S1<<1 | S2<<2 | address;
17     y[address] = 1;
18     (*&Sd).yield();
19     Sd = y[address];
20 }
21 //Program end
22 S=1;
23 for(uInt8_t i=0;i<8;i++)clk++;
24 for(uInt8_t i=0;i<8;i++)S1[i]=0;
25 S[address] = 1;
26 y[address] = 1;
27 (*&Sd).yield();
28 if((clk>>1)&1)
29 {
30     if((clk>>1)&1)
31         return 0;
32 }
33 }
```

2019-10-12

dominik.luszak@stud.poznan.pl

29

29